High-speed reduced-leakage SRAM memory cell design techniques for low-power 65 nm FD-SOI/SON CMOS technology. - Deepon Saha; Subir Kumar Sarkar (Microelectron. J., 2014)