Circuit modeling of bipolar transistors for BiCMOS. - Denis J. F. Doyle; William A. Lane (IEEE J. Solid State Circuits, 1989)

Improved bipolar transistor performance in CMOS by novel use of parasitic collector resistance. - Denis J. F. Doyle; William A. Lane (IEEE J. Solid State Circuits, 1990)