Improving CPU Fault Injection Simulations: Insights from RTL to Instruction-Level Models. - Jasper Van Woudenberg; Rajesh Velegalati; Cees-Bart Breunesse; Dennis Vermoen Riscure (FDTC, 2024)