Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing. - Fang Liu 029; Jacob J. Flomenberg; Devaka V. Yasaratne; Sule Ozev (DATE, 2005)