Power optimized PLL implementation in 180nm CMOS technology. - Sreehari Rao Patri; Pavankumarsharma Devulapalli; Dhananjay Kewale; Omkar Asbe; K. S. R. Krishna Prasad (VDAT, 2014)