A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead. - Jawar Singh; Dilip S. Aswar; Saraju P. Mohanty; Dhiraj K. Pradhan (ISQED, 2010)