FPGA Resource Reduction Through Truncated Multiplication. - Kent E. Wires; Michael J. Schulte; Don McCarley (FPL, 2001)