A 0.008-mm2, 35-μW, 8.87-ps-resolution CMOS time-to-digital converter using dual-slope architecture. - Yeo Myung Kim; Doohyun Shon; Tae Wook Kim (Int. J. Circuit Theory Appl., 2017)