Roy Dz-Ching Ju

Affiliations:
  • Intel


According to our database1, Roy Dz-Ching Ju authored at least 47 papers between 1991 and 2015.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2015
Guest Editorial: Embedded Multicore Systems and Applications.
J. Signal Process. Syst., 2015

2012
Support of Probabilistic Pointer Analysis in the SSA Form.
IEEE Trans. Parallel Distributed Syst., 2012

2010
Multi-core scalability-impacting compiler optimizations.
Comput. Sci. Res. Dev., 2010

2007
The XTREM power and performance simulator for the Intel XScale core: Design and experiences.
ACM Trans. Embed. Comput. Syst., 2007

A Throughput-Driven Task Creation and Mapping for Network Processors.
Proceedings of the High Performance Embedded Architectures and Compilers, 2007

2006
Recovery code generation for general speculative optimizations.
ACM Trans. Archit. Code Optim., 2006

2005
Shangri-La: achieving high performance from compiled network applications while enabling ease of programming.
Proceedings of the ACM SIGPLAN 2005 Conference on Programming Language Design and Implementation, 2005

POV-Ray Parallelization and Optimization: An Experience Report.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2005

Optimizing Packet Accesses for a Domain Specific Language on Network Processors.
Proceedings of the Languages and Compilers for Parallel Computing, 2005

Optimizing structures in object oriented programs.
Proceedings of the 9th Annual Workshop on Interaction between Compilers and Computer Architectures, 2005

2004
Interprocedural Probabilistic Pointer Analysis.
IEEE Trans. Parallel Distributed Syst., 2004

A compiler framework for speculative optimizations.
ACM Trans. Archit. Code Optim., 2004

Efficient Modeling of Itanium Architecture during Instruction Scheduling using Extended Finite State Automata.
J. Instr. Level Parallelism, 2004

XTREM: a power simulator for the Intel XScale® core.
Proceedings of the 2004 ACM SIGPLAN/SIGBED Conference on Languages, 2004

An Overview of the Open Research Compiler.
Proceedings of the Languages and Compilers for High Performance Computing, 2004

A Compiler Framework for Recovery Code Generation in General Speculative Optimizations.
Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT 2004), 29 September, 2004

2003
Segmented Alignment: An Enhanced Model to Align Data Parallel Programs of HPF.
J. Supercomput., 2003

Compiler support for speculative multithreading architecture with probabilistic points-to analysis.
Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2003

A compiler framework for speculative analysis and optimizations.
Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation 2003, 2003

Performance potentials of compiler-directed data speculation.
Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, 2003

Inter-procedural stacked register allocation for itanium® like architecture.
Proceedings of the 17th Annual International Conference on Supercomputing, 2003

Efficient Resource Management during Instruction Scheduling for the EPIC Architecture.
Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT 2003), 27 September, 2003

A Region-Based Compilation Infrastructure.
Proceedings of the 7th Annual Workshop on Interaction between Compilers and Computer Architecture (INTERACT-7 2003), 2003

2001
Array Operation Synthesis to Optimize HPF Programs on Distributed Memory Machines.
J. Parallel Distributed Comput., 2001

Probabilistic Points-to Analysis.
Proceedings of the Languages and Compilers for Parallel Computing, 2001

Locality vs. criticality.
Proceedings of the 28th Annual International Symposium on Computer Architecture, 2001

2000
Partial Redundancy Elimination on Predicated Code.
Proceedings of the Static Analysis, 7th International Symposium, 2000

Applying Data Speculation in Modulo Scheduled Loops.
Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques (PACT'00), 2000

A Unified Compiler Framework for Control and Data Speculation.
Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques (PACT'00), 2000

1999
Probabilistic memory disambiguation and its application to data speculation.
SIGARCH Comput. Archit. News, 1999

Translating Out of Static Single Assignment Form.
Proceedings of the Static Analysis, 6th International Symposium, 1999

1998
A Function-Composition Approach to Synthesize Fortran 90 Array Operations.
J. Parallel Distributed Comput., 1998

A New Algorithm for Scalar Register Promotion based on SSA Form.
Proceedings of the ACM SIGPLAN '98 Conference on Programming Language Design and Implementation (PLDI), 1998

1997
Integrating Automatic Data Alignment and Array Operation Synthesis to Optimize Data Parallel Programs.
Proceedings of the Languages and Compilers for Parallel Computing, 1997

Algorithm and Hardware Support for Branch Anticipation.
Proceedings of the 7th Great Lakes Symposium on VLSI (GLS-VLSI '97), 1997

1996
Global Predicate Analysis and Its Application to Register Allocation.
Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture, 1996

Array Operation Synthesis to Optimize HPF Programs.
Proceedings of the 1996 International Conference on Parallel Processing, 1996

1995
An Array Operation Synthesis Scheme to Optimize Fortran 90 Programs.
Proceedings of the Fifth ACM SIGPLAN Symposium on Principles & Practice of Parallel Programming (PPOPP), 1995

1994
The Classification, Fusion, and Parallelization of Array Language Primitives.
IEEE Trans. Parallel Distributed Syst., 1994

Statement Merge: an Inter-Statement Optimization of Array Language Programs.
Proceedings of the 1994 International Conference on Parallel Processing, 1994

A compiler framework for restructuring data declarations to enhance cache and TLB effectiveness.
Proceedings of the 1994 Conference of the Centre for Advanced Studies on Collaborative Research, October 31, 1994

1993
An APL-to-C compiler for the IBM RISC System/6000: compilation, performance and limitations.
ACM SIGAPL APL Quote Quad, 1993

A Primitive-Based Strategy for Producing Efficient Code for Very High Level Programs.
Comput. Lang., 1993

1992
The Synthesis of Array Functions and Its Use in Parallel Computation.
Proceedings of the 1992 International Conference on Parallel Processing, 1992

1991
Execution of automatically parallelized APL programs on RP3.
IBM J. Res. Dev., 1991

Exploitation of APL Data Parallelism on a Shared-memory MIMD Machine.
Proceedings of the Third ACM SIGPLAN Symposium on Principles & Practice of Parallel Programming (PPOPP), 1991

On Performance and Space Usage Improvements for Parallelized Compiled APL Code.
Proceedings of the International Conference on APL 1991, 1991


  Loading...