Ultra-Thinning of C4 Integrated Circuits for Backside Analysis during First Silicon Debug. - Ted R. Lundquist; E. Delenia; J. Harroun; E. LeRoy; Chun-Cheng Tsao (Microelectron. Reliab., 2001)