Demonstration of Logic-Block Performance-Power-Area Gain by 1st Generation Back Side Power Delivery Network for SoC and HPC Applications Beyond 2 nm Node. - H. Fukutome; J. Kim; Joonghan Shin; J. Kim; Youngsoo Lee; S. Chae; B. Eom; Y. S. Nam; Minseong Lee; Sanghyun Ha; E. G. Chung; Sung-Hoon Lee; et al. (CICC, 2025)