Power-aware partitioned cache architectures. - Soontae Kim; Narayanan Vijaykrishnan; Mahmut T. Kandemir; Anand Sivasubramaniam; Mary Jane Irwin; E. Geethanjali (ISLPED, 2001)