Hardware Design of a 256-Bit Prime Field Multiplier Suitable for Computing Bilinear Pairings. - Cuautëmoc Chävez Corona; Edgar Ferrer Moreno; Francisco Rodríguez-Henríquez (ReConFig, 2011)