Modified standard cell methodology for VLSI layout compaction. - Ehecatl Joel Chavez-Martinez; Moises Chavez-Martinez; Marco Antonio Gurrola-Navarro (CCE, 2012)