Generalizable Verilog Modeling Framework for Synchronous and Asynchronous Superconducting Pulse-Based Logic Gates. - Elisabeth Feng; Robert S. Aviles; Peter A. Beerel (CoRR, 2026)