A fine-line NMOS 3-Gbit/s 12 channel time-division multiplexer-demultiplexer chip set. - Robert Bayruns; Elizabeth A. Hofstatter; Harry T. Weston (IEEE J. Solid State Circuits, 1989)