A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor. - Masafumi Takahashi; Hiroyuki Takano; Emi Kaneko; Seigo Suzuki (HPCA, 1996)