A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design. - Shyh-Jye Jou; Chang-Yu Chen; En-Chung Yang; Chau-Chin Su (IEEE J. Solid State Circuits, 1997)