An 830mW, 586kbps 1024-bit RSA chip design. - Chingwei Yeh; En-Feng Hsu; Kai-Wen Cheng; Jinn-Shyan Wang; Nai-Jen Chang (DATE Designers' Forum, 2006)