Application of a combined methodology for extraction of the electrical model of a lead frame chip-scale package. - Eoin Mc Gibney; John Barrett (Microelectron. J., 2009)