Debug architecture for system on chip taking full advantage of the test access port. - Erik Moerman; Sébastien Bocq; Johan Verfaillie (ETW, 2003)