A memory-based high-speed digital delay line with a large adjustable length. - Hans Jürgen Mattausch; Fred Matthiesen; Jutta Hartl; Reinhard Tielert; Erwin P. Jacobs (IEEE J. Solid State Circuits, 1988)