FPGA hardware in the loop system for ERTMS-ETCS train equipment testing. - Naim Harb; Carlos Valderrama 001; Esteban Pelaez; Alexandre Girardi (SIES, 2016)