Layout engineering to suppress hysteresis of negative capacitance FinFET. - Eunah Ko; Jaesung Jo; Changhwan Shin; Bich-Yen Nguyen (ICICDT, 2017)