Transistor level gate modeling for accurate and fast timing, noise, and power analysis. - Shiva Raja; F. Varadi; Murat R. Becer; Joao Geada (DAC, 2008)