An approach to Verilog-VHDL interoperability for synchronous designs. - Dominique Borrione; F. Vestman; H. Bouamama (CHARME, 1997)