Design of A Low-Latency and Parallelizable SVD Dataflow Architecture on FPGA. - Fangqiang Du; Sixuan Chong; Zixuan Huang; Rui Qin; Fengnan Mi; Caibao Hu; Jiangang Chen (CoRR, 2025)