A Design for Testability of Open Defects at Interconnects in 3D Stacked ICs. - Fara Ashikin; Masaki Hashizume; Hiroyuki Yotsuyanagi; Shyue-Kung Lu; Zvi Roth (IEICE Trans. Inf. Syst., 2018)