Recognition of Transistor Level Complex Sequential and Dynamic Circuits using State Based BDD's. - Federico Politi (IWLS, 2002)

Model Generation and Gate Level Abstraction of Complex CMOS Custom Design for Functional and DFT Validation. - Amit Tandon; Federico Politi (IWLS, 2002)