Double-rail encoded self-timed adder with matched delays. - Alaaeldin Amin; Feras Maadi (ICECS, 2003)