27.2 A Voltage-Biased CMOS Hall Sensor with 1.0sµT(3σ) Offset and a 60nT/√Hz Noise-Floor. - Floris J. P. van Mourik; Sining Pan; Karen M. Dowling; Kofi A. A. Makinwa (ISSCC, 2025)