Interlaced 6T-10T CMOS in-memory computing circuit for low silicon area pipelined DNNs. - Ginés Doménech-Asensi; Francisco Javier Andreo-Oliver; Ramón Ruiz Merino; José Ángel Díaz-Madrid (ISCAS, 2025)