A Universal VLSI Architecture for Reed-Solomon Error-and-Erasure Decoders. - Hsie-Chia Chang; Chien-Ching Lin; Fu-Ke Chang; Chen-Yi Lee (IEEE Trans. Circuits Syst. I Regul. Pap., 2009)