On the Design of Power-rail ESD Clamp Circuit with Consideration of Gate Leakage Current in 65-nm Low-voltage CMOS Process. - Ming-Dou Ker; Po-Yen Chiu; Fu-Yi Tsai; Yeong-Jar Chang (ISCAS, 2009)