An FPGA implementation of a custom JPEG image decoder SoC module. - G. Kyrtsakas; Roberto Muscedere (CCECE, 2017)