Solving SAT with a Context-Switching Virtual Clause Pipeline and an FPGA Embedded Processor. - Carlos J. Tavares; C. Bungardean; G. M. Matos; José T. de Sousa (FPL, 2004)