A highly linear CMOS APS circuit for column-parallel readout with improved gain and process tolerance. - P. Anand; G. N. Arvind; Balan Bhuvan (ICECS, 2020)