A DMR logic for mitigating the SET induced soft errors in combinational circuits. - Jiajin Zhang; Yang Housen; Yankang Du; Gao Quan; Peng Lin; Zhang Yue; Lichang Chen (IEICE Electron. Express, 2016)