A hierarchical decomposition methodology for multistage clock circuits. - Gary Ellis; Lawrence T. Pileggi; Rob A. Rutenbar (ICCAD, 1997)

Process variation aware clock tree routing. - Bing Lu; Jiang Hu; Gary Ellis; Haihua Su (ISPD, 2003)