A programmable delay-locked loop based clock multiplier. - Sungken Lee; Geontae Park; Hyungtak Kim; Jongsun Kim (ISOCC, 2012)

A 0.15 to 2.2 GHz all-digital delay-locked loop. - Dongjun Park; Geontae Park; Jongsun Kim (NEWCAS, 2017)