Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs. - Kitae Park; Geunho Kim 002; Taewhan Kim 001 (DATE, 2014)