A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction. - Yimai Peng; Daniel Yingling; Basma Hajri; Robert Vachon; Fikre Tsigabu Gebreyohannes; Vincent Li; Ghanshyam Chhetri; Keith A. Bowman (ISSCC, 2026)