A 4-MB on-chip L2 cache for a 90-nm 1.6-GHz 64-bit microprocessor. - Hugh McIntyre; Dennis Wendell; K. James Lin; P. Kaushik; Suresh Seshadri; Alfred Wang; V. Sundararaman; Ping Wang; Song Kim; Wen-Jay Hsu; Hee-Choul Park; Gideon Levinsky; et al. (IEEE J. Solid State Circuits, 2005)

Sparc T4: A Dynamically Threaded Server-on-a-Chip. - Manish K. Shah; Robert T. Golla; Greg Grohoski; Paul J. Jordan; Jama Barreh; Jeffrey Brooks; Mark Greenberg; Gideon Levinsky; Mark Luttrell; Christopher Olson; Zeid Samoail; Matt Smittle; et al. (IEEE Micro, 2012)