A 1-V programmable DSP for wireless communications [CMOS]. - Wai Lee; Paul E. Landman; Brock Barton; Shigeshi Abiko; Hiroshi Takahashi; Hiroyuki Mizuno; Shigetoshi Muramatsu; Kenichi Tashiro; Masahiro Fusumada; Luat Pham; Frederic Boutaud; Emmanuel Ego; et al. (IEEE J. Solid State Circuits, 1997)

A 128Gb 3b/cell NAND flash design using 20nm planar-cell technology. - Giovanni Naso; L. Botticchio; M. Castelli; C. Cerafogli; M. Cichocki; P. Conenna; Andrea D'Alessandro; Luca De Santis; Domenico Di Cicco; W. Di Francesco; M. L. Gallese; Girolamo Gallo; et al. (ISSCC, 2013)

7.7 A 768Gb 3b/cell 3D-floating-gate NAND flash memory. - Tomoharu Tanaka; Mark Helm; Tommaso Vali; Ramin Ghodsi; Koichi Kawai; Jae-Kwan Park; Shigekazu Yamada; Feng Pan; Yuichi Einaga; Ali Ghalam; Toru Tanzawa; Jason Guo; et al. (ISSCC, 2016)