Transistor-Level Logic Gates Ranking Strategy for Selective Hardening. - Glória D. Claro da Silva; Rafael B. Schvittz; Paulo F. Butzen (SBESC, 2024)