A VLSI Architecture for MQ Arithmetic Encoder Supporting Three-Context Parallel Processing. - Peijun Ma; Cong Yao; Jiangyi Shi; Gongzhi Zhao (ICVISP, 2024)