CMOS Combinational Circuit Sizing by Stage-wise Tapering. - Satyamurthy Pullela; Rajendran Panda; Abhijit Dharchoudhury; Gopal Vija (DATE, 1998)