A layout structure for matching many integrated resistors. - J. Paul A. van der Wagt; Gordon G. Chu; Christine L. Conrad (IEEE Trans. Circuits Syst. I Regul. Pap., 2004)