A Case for Hybrid Instruction Encoding for Reducing Code Size in Embedded System-on-Chips based on RISC Processor Cores. - Govindarajalu Bakthavatsalam; K. M. Mehata (J. Comput. Sci., 2014)