VHDL generation from a timed extension of the formal description technique LOTOS within the FORMAT project. - Carlos Delgado Kloos; Tomás Pedro de Miguel Moro; Tomás Robles Valladares; Guadalberto Rabay Filho; Andrés Marín López (Microprocess. Microprogramming, 1993)